ECE
Asic-world Verilog Page
LOGIC SYNTHESIS OF VLSI CIRCUITS stanford class site
Continue reading about EE318 LOGIC SYNTHESIS OF VLSI CIRCUITS
ASIC Standard Cell Library Design by Graham Petley This site contains support material for the book, The Art of Standard Cell Library Design. UCSD VLSI CAD Laboratory Synthesis Tools (sofware …) List